






Bookmarks







andgate:1



andgate

andgate.ngc:1

andgate (RTL2)

andgate (RTL3)

Properties of Instance: Madd_c1


Signals


Name

Value

Type

Madd_c1





Virtuoso® Layout Suite XL Editing: Prejith AND layout


S Help



Off

Nets Selected Instances Selected Objects

Dist Cmd



M: hiZoomAbsoluteScale(hiGetCurrentWindow() 0.9)


WorkArea: /home/



Virtuoso® Layout Suite XL Editing: P...

D13) - [Default.wcfg]

View Simulation Window Layout Help



Processes

Simulation Objects for Cont_48_1

Process Name

ate_tb

Cont_27_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0

Initial_16_0


Initial_16_0

Initial_16_0

Initial_16_0

Object Name	Value
GSR	1
GTS	0
GWE	=
PRLD	1
p_up_tmp	1
PLL_LOCKG	1
PROGB_GLBL	=
CCLKO_GLBL	=
JTAG_TDO_GLBL	=
JTAG_TCK_GLBL	=
JTAG_TDI_GLBL	=
JTAG_TMS_GLBL	=
JTAG_TRST_GLBL	=
GSR_int	1
GTS_int	0
PRLD_int	1
JTAG_CAPTUR...	=
JTAG_RESET_G...	=
JTAG_SHIFT_G...	=
JTAG_UPDATE...	=
JTAG_RUNTES...	=
JTAG_SEL1_GLBL	0
JTAG_SEL2_GLBL	0
JTAG_SEL3_GLBL	0

Name	Value
Y	0
A	0
B	0



Default.wcfg

test_f.v

There is another simulation running in the same directory. Using database file name ism1.wdb.

20131013 (signature 0x7708f090)

Full version of ISim.


Resolution is 1 ps

For is doing circuit initialization process.

ed circuit initialization process.


at time : 40 ns : in File D:\Asus\test_f\test_f.v Line 33


Compilation Log Breakpoints Find in Files Results Search Results




ewtest\and\and.xise - [bit_carry (RTL1)]

Process Tools Window Layout Help





M: schZoomFit(1.0 0.9)




Op_Amp layout

Virtuoso® Layout Suite XL Editing: Prejith Op_Amp layout

Angara Quantus Floorplan Place Route PVS Help

Classical (FSelect:0 SetN:0 SetO:0 SetOp:0) X: 2.5850 Y: 2.8700 dX: 3.7800 dY: 2.1600 Dist: 4.3536 Cmd:



Op_Amp layout

M: C:\msdformat\testbox\...

Angara 6.1.8-640 - Log (Angara) L22 Library Manager (Angara) Home

Virtuoso® Layout Suite XL Editing: P...

Op_Amp


Screenshot from 2026-04-02 11-5...



Simulation toolbar with icons for zooming, panning, and simulation controls. Includes a time scale dropdown set to 1.00us and a Re-launch button.

Left sidebar with navigation icons and a list of variables.

Name	Value
d	0
br	0
d1	1
br1	1
a	1
b	1
bin	1



X1: 89.999 ns

Virtuoso® Layout Suite XL Editing: Prejith NOR layout

File Route PVS Help

Classic




Off


Select:0 Sel(N):0 Sel(I):0 Sel(O):0 X 2.4150 Y 2.1950


dX


dY


Dist: Cmd:













Virtuoso® Layout Suite XL Editing: Prejith buffer layout


Route PVS Help


ic Off
Sel(N):0 Sel(I):0 Sel(O):0 X 2.2850 Y 2.9300 dX dY Dist: Cmd:











M: schZoomFit(1.0 0.9)
















Off

Sel(N):0 Sel(I):0 Sel(O):0 X 3.5500 Y 1.8000 dX dY Dist: Cmd:








Virtuoso® Layout Suite XL Editing: Prejith XOR layout

Route PVS Help

ic    Off 
:0 Sel(N):0 Sel(I):0 Sel(O):0 X 2.8250 Y 2.6050 dX dY Dist: Cmd:




Virtuoso® Layout Suite XL Editing: Prejith complimentary circuit layout


plan Place Route PVS Help



Classic


(F)Select:0 Sel(N):0 Sel(I):0 Sel(O):0 X: 4.4050 Y: 1.2600 dX: dY: Dist: Cmd:





M: hiZoomAbsoluteScale(hiGetCurrentWindow() 0.9)




















Project Navigator (P: 20131013) - D:\Newtest\and\and.xise - [bit_carry (RTL)]

File View Project Source Process Tools Window Layout Help

Implementation ☐ Simulation


hierarchy

- and
- xc6slx4-3tqg144
- bit_carry (bit_carry.v)

No Processes Running

processes bit_carry

- Design Summary/Reports
- Design Utilities
- Create Schematic Symbol
- View Command Line Log File
- View HDL Instantiation Temp...
- Synthesize - XST
- User Constraints
- View RTL Schematic
- View Technology Schematic
- Check Syntax
- Generate Post-Synthesis Sim...
- Implement Design
- Generate Programming File
- Configure Target Device
- Analyze Design Using ChipScope



Design Objects of Project

Name	Value
bit_carry (RTL)	

Properties of Instance: bit_carry

